#### **General Description**

The DS3908 contains two nonvolatile digital potentiometers with programmable-gain amplifiers buffering the wiper outputs. The potentiometer position and amplifier gain are controlled through an I<sup>2</sup>C-compatible serial bus. The DS3908 operates in both 3.3V and 5V systems and features a write-protect pin that locks the position of the potentiometers and gain registers. Up to eight DS3908s can be placed on a single I<sup>2</sup>C bus.

#### \_\_ Features

- Two 64-Position Linear Taper Potentiometers
- Integral Wiper Buffering Amplifiers with Selectable Gains of 1V/V, 2V/V, or 4V/V
- 100kΩ Potentiometer End-to-End Resistance
- Low Potentiometer Temperature Coefficient
- Nonvolatile Wiper and Gain Storage
- ♦ I<sup>2</sup>C-Compatible Interface
- Write-Protect Pin Prevents Accidental Field Reprogramming
- ♦ 3V to 5.5V Supply Voltage Range
- -40°C to +85°C Operating Temperature Range
- 14-Pin TDFN Package

#### Applications


Pin-Diode Biasing Power-Supply Calibration Cell Phones and PDAs

Portable Electronics


#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS3908N+	-40°C to +85°C	14 TDFN

+Denotes lead-free package.



#### **Pin Configuration**



## 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage on V<sub>CC</sub>, SDA, and SCL Relative to GND .....-0.5V to +6.0V Voltage on A0, A1, A2, L0, L1, H0, H1, and WP Relative to GND.....-0.5V to (V<sub>CC</sub> + 0.5V) (not to exceed +6.0V) Operating Temperature Range .....-40°C to +85°C Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Voltage	V <sub>CC</sub>	(Note 1)	+3.0		+5.5	V
Input Logic 1 (SCL, SDA, A0, A1, A2, WP)	VIH		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
Input Logic 0 (SCL, SDA, A0, A1, A2, WP)	VIL		-0.3		0.3 x V <sub>CC</sub>	V
Potentiometer Voltage (L0, L1, H0, H1)		$V_{\rm CC}$ = +3.0V to +5.5V	-0.3		V <sub>CC</sub> + 0.3V	V

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Leakage	١L		-1		+1	μΑ
Standby Supply Current	I <sub>STBY</sub>	V <sub>CC</sub> = 5.5V (Note 2)			2	mA
Low-Level Output Voltage	VOL1	3mA sink current	0		0.4	V
(SDA)	V <sub>OL2</sub>	6mA sink current	0		0.6	V
I/O Capacitance	CI/O				10	pF
WP Internal Pullup Resistance	R <sub>WP</sub>		40	65	100	kΩ

#### ANALOG POTENTIOMETER CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
End-to-End Resistance		+25°C	79	100	121	kΩ
Absolute Linearity	INL	(Notes 3, 4)	-0.6		+0.6	LSB
Relative Linearity	DNL	(Notes 4, 5)	-0.25		+0.25	LSB
End-to-End Temperature Coefficient		50		ppm/°C		

#### **PROGRAMMABLE-GAIN AMPLIFIER CHARACTERISTICS**

 $(V_{CC} = +3.0V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Common-Mode Input Voltage	CMVIN		0		V <sub>CC</sub> - 1.5	V	
		$R_L \ge 2k\Omega, G = 1V/V$	0.975	1	1.025		
Gain	G	$R_L \ge 2k\Omega$ , $G = 2V/V$	1.925	2	2.05	V/V	
		$R_L \ge 2k\Omega, G = 4V/V$	3.850	4	4.10	1	
Output Voltage Range	Vout	$R_L = 2k\Omega$ , -1mA < $I_{OUT}$ < 1mA	0.3		V <sub>CC</sub> - 0.3	V	
Power-Supply Rejection Ratio	PSRR		60	90		dB	
Output Source Current	IOUT:SOURCE	$V_{OUT} = 0V$ , $Hx = Lx = 1V$			-15	mA	
Output Sink Current	IOUT:SINK	$V_{OUT} = 1V$ , $Hx = Lx = 0V$	15			mA	
Unity-Gain Frequency	fT	Gain = 1V/V, position 3Fh		3.5		MHz	
Amplifier Capacitive Loading	CL				100	рF	
Input Offset Voltage	Vos		-9		+9	mV	
Load Regulation		$-1mA < I_{OUT} < 1mA$		800	2200	μV/mA	
Output-Voltage Slew Rate		$R_L = 10k\Omega$ , $C_L = 10pF$	270		840	V/ms	

#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +3.0V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$  (See Figure 2.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SCL Clock Frequency	fSCL	(Note 6)			400	kHz
Bus Free Time between STOP and START Conditions	tBUF		1.3			μs
Hold Time (Repeated) START Condition	thd:sta		0.6			μs
Low Period of SCL	tLOW		1.3			μs
High Period of SCL	thigh		0.6			μs
Data Hold Time	thd:dat		0		0.9	μs
Data Setup Time	tsu:dat		100			ns
Start Setup Time	tsu:sta		0.6			μs
SDA and SCL Rise Time	t <sub>R</sub>	(Note 7)	$20 + 0.1C_B$		300	ns
SDA and SCL Fall Time	tF	(Note 7)	$20 + 0.1C_B$		300	ns
STOP Setup Time	tsu:sto		0.6			μs
SDA and SCL Capacitance	CB	(Note 7)			400	pF
EEPROM Write Time	tw	(Note 8)		10	17	ms
Startup Time	tst	$V_{CC} = 3.0V$			40	μs

# DS3908

#### NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +5.5V.)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	МАХ	UNITS
EEPROM Write Cycles		At +70°C			

Note 1: All voltages are referenced to ground.


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 

- ISTBY specified assuming control pins are connected as follows: WP must be disconnected or connected high. H terminal Note 2: connected to V<sub>CC</sub>. L terminal connected to GND, potentiometer position 1Dh, PGA is at 2V/V, A0 to A2 connected to V<sub>CC</sub>. SDA and SCL connected to V<sub>CC</sub>, with no load.
- Note 3: Absolute linearity is used to measure expected wiper voltage as determined by wiper position in a voltage-divider configuration.
- Note 4: This specification only refers to the potentiometers, and does not include the gain and offset error due to the PGA.
- Note 5: Relative linearity is used to determine the change of wiper voltage between two adjacent wiper positions in a voltagedivider configuration.
- I<sup>2</sup>C interface timing shown is for fast-mode (400kHz) operation. This device is also backward-compatible with I<sup>2</sup>C stan-Note 6: dard-mode timing.
- Note 7: CB-total capacitance of one bus line in picofarads, timing referenced to 0.9 x V<sub>CC</sub> and 0.1 x V<sub>CC</sub>.
- Note 8: EEPROM write begins after a stop condition occurs.

#### **Typical Operating Characteristics**



#### **Typical Operating Characteristics (continued)**



 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 

#### **Pin Description**

TDFN PIN	NAME	FUNCTION			
1	SDA	I <sup>2</sup> C Serial Data. Input/output for I <sup>2</sup> C data.			
2	SCL	I <sup>2</sup> C Serial Clock. Input for I <sup>2</sup> C clock.			
3, 4, 5	A0, A1, A2	Address-Select Inputs. Determines I <sup>2</sup> C address. Device address is $1010A_2A_1A_0$ . (See the <i>I<sup>2</sup>C Slave Address and Address Pins</i> section for more details.)			
6	WP	Write-Protect Input. Must be grounded to write to the registers. An internal pullup will lock the register values if this pin is not connected.			
7	GND	Ground Terminal			
8, 11	L0, L1	Potentiometer Low Terminals. Voltages on these pins should remain between GND and V <sub>CC</sub> .			
9, 12	V0, V1	Amplifier Outputs			
10, 13	H0, H1	ptentiometer High Terminals. Voltages on these pins should remain between GND and $V_{CC}$ .			
14	Vcc	Supply Voltage Terminal			

## BALLAS JULIX JU

**DS3908** 

#### **Functional Diagram DS3908** DS3908 EEPROM POT0 F8h Vcc HO Vcc Т POTO REGISTER V0 PGA SDA LO SCL 1<sup>2</sup>C F9h A0 POT1 INTERFACE H1 A1 POT1 REGISTER A2 V1 PGA FAh L1 POTO/1 REGISTER V<sub>CC</sub> 1x. 2x. 4x GAIN FRł WP G1 GO 1x, 2x, 4x GAIN GND

#### **Detailed Description**

The DS3908 contains two nonvolatile digital potentiometers with programmable-gain amplifiers buffering the wiper outputs.

The potentiometers have 63 equally weighted (lineartaper) resistive elements, for a total of 64 taps. The resistive elements are built using a low-temperaturedrift material, and have a typical  $100k\Omega$  end-to-end resistance. This produces an output that is highly linear, with the highest and lowest taps connected to high (Hx) and low (Lx) terminals, respectively. The potentiometers are independently controlled using an I<sup>2</sup>Ccompatible interface. Three address pins allow one of eight slave addresses to be selected. The eight slave addresses allow the DS3908 address to be customized for applications with multiple I<sup>2</sup>C devices, and allow up to eight DS3908s to be placed on the same I<sup>2</sup>C bus. The potentiometer positions are saved in EEPROM, and are recalled during each power-up to provide nonvolatile position settings. Once the settings are written, the write-protect pin prevents accidental writes to the potentiometers. The write-protection function is ideal for

analog factory calibration because it prevents errant transactions on the I<sup>2</sup>C bus from corrupting the settings of the device. The WP pin contains an internal pullup resistor that must be pulled low to write to the device.

The programmable-gain amplifiers can be independently set to one of three different gains—1V/V, 2V/V, or 4V/V. The amplifiers' common-mode input range is from ground to 1.5V below V<sub>CC</sub>, and the output is rail-to-rail and capable of driving 1mA loads, 300mV from each supply rail. The outputs are stable driving 100pF loads for applications that require output filtering.

The addition of the amplifier to buffer the potentiometer wiper offers distinct advantages over standard digital potentiometers. The buffer provides a high-impedance load for the potentiometer and a low-impedance voltage output. This improves the linearity of the output voltage for systems that load the potentiometer by eliminating the changes in current through both the potentiometer and the wiper impedance. It also allows voltage gain from the potentiometer input to the output. Because the amplifiers are integrated into the DS3908, this is done without increasing the footprint of the design or the complexity of the PC board.



#### I<sup>2</sup>C Slave Address and Address Pins

The DS3908's I<sup>2</sup>C slave address is determined by the state of the A0, A1, and A2 address pins as shown in the pin configuration (see Figure 1). Address pins connected to GND result in a '0' in the corresponding bit position in the slave address. Conversely, address pins connected to V<sub>CC</sub> result in a '1' in the corresponding bit positions. I<sup>2</sup>C communication is described in detail in the I<sup>2</sup>C Serial Interface Description section.

#### **Potentiometer Control**

The potentiometers of the DS3908 have 64 taps with 63 resistive elements separating them. Thus, the most and least significant wiper positions connect the amplifier to the voltages at the high and low terminals of the potentiometer, respectively.

The potentiometers of the DS3908 are controlled by communicating with the following registers:




Figure 1. DS3908 Slave Address Byte

#### **Table 1. Potentiometer Registers**

ADDRESS	POTENTIOMETER	I <sup>2</sup> C FUNCTIONS	NUMBER OF POSITIONS*	DEFAULTS
F8h	Pot 0	Read/Write	64 (00h to 3Fh)	1Fh
F9h	Pot 1	Read/Write	64 (00h to 3Fh)	1Fh
FAh	Pot 0 and Pot 1	Write Only	64 (00h to 3Fh)	—

\*The two most significant bits of each potentiometer position register are ignored. Writing values greater than 3Fh to any of the potentiometer registers will result in a valid 6-bit position, without regard to the value of the most significant two bits. Example: Register values C2h, 82h, 42h, and 02h are all potentiometer position 2.

## BALLAS ////X//

When writing to the DS3908, the potentiometer will adjust to the new setting once it has acknowledged the new data that is being written, and the EEPROM (used to make the setting nonvolatile) will be written following the stop condition at the end of the write command. To change the setting without changing the EEPROM, terminate the write with a repeated start condition before the next stop condition occurs. Using a repeated start condition prevents the 20ms (maximum) delay required for the EEPROM write cycle to finish.

#### **Programmable Amplifier Control**

The gain of both DS3908 amplifiers is controlled by writing to register address FBh. The most significant nibble of the FBh address controls the PGA1 gain, and the least significant nibble controls the PGA0 gain. The format of each nibble is shown in the tables below:

#### Table 2. Programmable Amplifier Register

ADDRESS		REGISTER FORMAT (BINARY)						
ADDRESS	PGA1					PG	iA0	
- Dh	R*	G1 <sub>2</sub>	G1 <sub>1</sub>	G10	R*	G0 <sub>2</sub>	G01	G0 <sub>0</sub>
FBh	bit7							bit0

Default value = 11h.

\*Reserved for future use, write to zeros.

#### Table 3. Programmable Amplifier Gain Codes

Gx2Gx1Gx0	AMPLIFIER GAIN (V/V)
00X	1
01X	2
1XX	4

X = Don't care.

Writes to this register are similar to writes to the potentiometer register. A stop condition must follow the write to ensure that the EEPROM is modified. A repeated start condition before a stop condition following a write operation will prevent the settings from being stored in EEPROM. (See the  $I^2C$  Communication section for more details.)

#### Write Protection

The write-protect pin has an internal pullup resistor. To adjust the potentiometers' position, this pin must be grounded. This pin can be left floating or connected to V<sub>CC</sub> to write protect the EEPROM memory. All registers can be read when the device is write protected.

DALLAS /////

#### I<sup>2</sup>C Serial Interface Description

#### **I<sup>2</sup>C** Definitions

The following terminology is commonly used to describe  $I^2C$  data transfers:

**Master Device:** The master device controls the slave devices on the bus. The master device generates SCL clock pulses, and start and stop conditions.

**Slave Devices:** Slave devices send and receive data at the master's request.

**Bus Idle or not Busy:** Time between stop and start conditions when both SDA and SCL are inactive and in their logic-high states. When the bus is idle it often initiates a low-power mode for slave devices.

**Start Condition:** A start condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a start condition. See the timing diagram for applicable timing.

**Stop Condition:** A stop condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a stop condition. See the timing diagram for applicable timing.

**Repeated Start Condition:** The master can use a repeated start condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated starts are commonly used during read operations to identify a specific memory address to begin a data transfer. A repeated start condition is issued identically to a normal start condition. See the timing diagram for applicable timing.

**Bit Write:** Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold-time requirements (see Figure 2). Data is shifted into the device during the rising edge of the SCL.

**Bit Read:** At the end of a write operation, the master must release the SDA bus line for the proper amount of setup time (see Figure 2) before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An Acknowledgement (ACK) or Not Acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing (Figure 2) for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

**Byte Write:** A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.




Figure 2. I<sup>2</sup>C Timing Diagram



**Byte Read:** A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition above, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminated communication so the slave will return control of SDA to the master.

**Slave Address Byte:** Each slave on the  $I^2C$  bus responds to a slave address byte sent immediately following a start condition. The slave address byte contains the slave address in the most significant 7 bits and the  $R\overline{W}$  bit in the least significant bit.

The DS3908's slave address is determined by the state of the A0, A1, and A2 address pins as shown in Figure 1. Address pins connected to GND result in a '0' in the corresponding bit position in the slave address. Conversely, address pins connected to V<sub>CC</sub> result in a '1' in the corresponding bit positions.

When the R/ $\overline{W}$  bit is 0 (such as in A0h), the master is indicating it will write data to the slave. If R/ $\overline{W}$  = 1, (A1h in this case), the master is indicating it wants to read from the slave.

If an incorrect slave address is written, the DS3908 will assume the master is communicating with another I<sup>2</sup>C device and ignore the communication until the next start condition is sent.

**Memory Address:** During an I<sup>2</sup>C write operation to the DS3908, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

#### **I<sup>2</sup>C Communication**

Writing a Single Byte to a Slave: The master must generate a start condition, write the slave address byte  $(R/\overline{W} = 0)$ , write the memory address, write the byte of data, and generate a stop condition. The master must read the slave's acknowledgement during all byte write operations.

When writing to the DS3908, the potentiometer will adjust to the new setting once it has acknowledged the new data that is being written, and the EEPROM (used to make the setting nonvolatile) will be written following the stop condition at the end of the write command. To change the setting without changing the EEPROM, terminate the write with a repeated start condition before the next stop condition occurs. Using a repeated start condition prevents the 20ms (maximum) delay required for the EEPROM write cycle to finish.

If the master continues to write data to the DS3908, without generating a stop condition, then the same register will be overwritten.

Acknowledge Polling: Any time an EEPROM byte is written, the DS3908 requires the EEPROM write time (tw) after the stop condition to write the contents of the byte to EEPROM. During the EEPROM write time, the device will not acknowledge its slave address because it is busy. It is possible to take advantage of this phenomenon by repeatedly addressing the DS3908, which allows communication to continue as soon as the DS3908 is ready. The alternative to acknowledge polling is to wait for a maximum period of tw to elapse before attempting to access the device.

**EEPROM Write Cycles:** The DS3908's EEPROM write cycles are specified in the *Nonvolatile Memory Characteristics* table. The specification shown is at the worst-case temperature. It is capable of handling many additional writes at room temperature.

**Reading a Single Byte from a Slave:** Unlike the write operation that uses the specified memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address pointer. To read a single byte from the slave, the master generates a start condition, writes the slave address byte with R/W = 1, reads the data byte with a NACK to indicate the end of the transfer, and generates a stop condition.

**Manipulating the Address Pointer for Reads:** A dummy write cycle can be used to force the address pointer to a particular value. To do this, the master generates a start condition, writes the slave address byte  $(R/\overline{W} = 0)$ , writes the memory address where it desires to read, generates a repeated start condition, writes the slave address byte  $(R/\overline{W} = 1)$ , reads data with ACK or NACK as applicable, and generates a stop condition.

See Figure 3 for a read example using the repeated start condition to specify the memory location.

#### **Applications Information**

#### **Power-Supply Decoupling**

To achieve the best results when using the DS3908, decouple the power supply with a  $0.01\mu$ F or  $0.1\mu$ F capacitor. Use a high-quality, ceramic, surface-mount capacitor if possible. Surface-mount components minimize lead inductance, which improves performance, and ceramic capacitors tend to have adequate high-frequency response for decoupling applications.



#### **Total Error**

The total error in a reading from the DS3908 can be calculated using the following formula:

 $PotVoltage = (PotCode / 63) \times (V_H - V_L) + V_L$ 

 $Error_{POT} = (INL_{ERR} / 63) \times (V_{H} - V_{L})$ 

ErrorOFFSET = Gain x VOFF

 $Error_{GAIN} = PotVoltage \times Gain_{ERR}$ 

Total Output Error = ErrorPOT + ErrorOFFSET + ErrorGAIN where:

PotCode = Potentiometer Setting (dec)

GainERR = Amplifier Gain Deviation from Desired (V/V)

VOFF = PGA Input Voltage Offset Voltage (V) INL<sub>ERR</sub> = Potentiometer Integral Non-Linearity (LSB) For example, the worst-case error for V<sub>H</sub> = 2V, V<sub>L</sub> = 0.5V, PGA Gain = 2V/V, PotCode = 31d (1Fh), is given by: PotVoltage = 31 / 63 × (2.0V - 0.5V) + 0.5V = 1.238V Error<sub>POT</sub> = (0.6 / 63) × (2.0V - 0.5V) = 0.014V Error<sub>OFFSET</sub> = 2.0V/V × 9mV = 0.018V Error<sub>GAIN</sub> = PotVoltage × Gain<sub>ERR</sub> = 0.0929V Total Output Error = Error<sub>POT</sub> + Error<sub>OFFSET</sub> + Error<sub>GAIN</sub> = 0.014V + 0.018V + 0.0929V = 0.125V




Figure 3. I<sup>2</sup>C Communication Examples

Chip Topology

TRANSISTOR COUNT: 9950

**Package Information** 

11

For the latest package outline information, go to **www.maxim-ic.com/DallasPackInfo**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products Printed USA

**MAXIM** is a registered trademark of Maxim Integrated Products, Inc.

DALLAS is a registered trademark of Dallas Semiconductor Corporation.