### 2.5A, 4MHz, Monolithic Synchronous Step-Down Regulator

## feATURES

- High Efficiency: Up to 95\%
- 2.5A Output Current
- Low Quiescent Current: 62uA
- Low $\mathrm{R}_{\mathrm{DS}(0 \mathrm{~N})}$ Internal Switches: $85 \mathrm{~m} \Omega$
- Programmable Frequency: 300 kHz to 4 MHz
- No Schottky Diode Required
- $\pm 2 \%$ Output Voltage Accuracy
- 0.8 V Reference Allows Low Output Voltage
- Selectable Forced Continuous/Burst Mode Operation with Adjustable Burst Clamp
- Synchronizable Switching Frequency
- Low Dropout Operation: 100\% Duty Cycle
- Power Good Output Voltage Monitor
- Overtemperature Protection
- Available in 16-Lead Thermally Enhanced TSSOP and QFN Packages


## APPLICATIONS

- Portable Instruments
- Battery-Powered Equipment
- Notebook Computers
- Distributed Power Systems
- Cellular Telephones
- Digital Cameras


## DESCRIPTION

The LTC ${ }^{\circledR} 3412$ is a high efficiency monolithic synchronous, step-down DC/DC converter utilizing a constant frequency, current mode architecture. It operates from an input voltage range of 2.625 V to 5.5 V and provides an adjustable regulated output voltage from 0.8 V to 5 V while delivering up to 2.5 A of output current. The internal synchronous power switch with $85 \mathrm{~m} \Omega$ on-resistance increases efficiency and eliminates the need for an external Schottky diode. Switching frequency is set by an external resistor or can be sychronized to an external clock. $100 \%$ duty cycle provides low dropout operation extending battery life in portable systems. OPTI-LOOP ${ }^{\varnothing}$ compensation allows the transient response to be optimized over a wide range of loads and output capacitors.
The LTC3412 can be configured for either Burst Mode ${ }^{\circledR}$ operation or forced continuous operation. Forced continuous operation reduces noise and RFinterference while Burst Mode operation provides high efficiency by reducing gate charge losses at light loads. In Burst Mode operation, external control of the burst clamp level allows the output voltage ripple to be adjusted according to the requirements of the application. To further maximize battery life, the P-channel MOSFET is turned on continuously in dropout ( $100 \%$ duty cycle).
$\overline{\mathbf{L Y}}$, LT, LTC, LTM, Burst Mode and OPTI-LOOP are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION



Figure 1. 2.5V, 2.5A Step-Down Regulator


3412601

## ABSOLUTG MAXIMUM RATINGS (Note 1)

Input Supply Voltage$\qquad$ . 0.3 V to 6 VOperating Temperature$I_{\text {TH }}$, RUN, $V_{\text {FB }}$ Voltages-0.3 V to $\mathrm{V}_{\mathrm{IN}} \quad$ Range (Note 2)

- ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
SYNC/MODE Voltages -0.3 V to $\mathrm{V}_{\text {IN }}$
Junction Temperature (Note 5) ..... $125^{\circ} \mathrm{C}$
SW Voltage

$\qquad$Peak SW Sink and Source Current
$\qquad$Lead Temperature (Soldering, 10 sec )TSSOP$300^{\circ} \mathrm{C}$
PACKAGE/ORDER INFORMATION

|  | 16 $\mathrm{PV} V_{I N}$ <br> 15 sw <br> 14 sw <br> 13 PGND <br> 12 PGND <br> 11 SW <br> 10 sw <br> 9 PV <br> 1  <br> ssop <br> be soldered to pcB $\mathrm{W}, \theta_{\mathrm{JC}}=10^{\circ} \mathrm{CW}$ |  | PLASTIC OFN <br> St be soldered to pCB $\mathrm{W}, \theta_{\mathrm{JJ}}=1^{\circ} \mathrm{CN}$ |
| :---: | :---: | :---: | :---: |
| ORDER PART NUMBER | FE PART MARKING | ORDER PART NUMBER | UF PART MARKING |
| $\begin{aligned} & \text { LTC3412EFE } \\ & \text { LTC3412IFE } \end{aligned}$ | $\begin{aligned} & \hline \text { 3412EFE } \\ & \text { 3412IFE } \end{aligned}$ | LTC3412EUF | 3412 |
| Order Options Tape and Reel: Add \#TR Lead Free: Add \#PBF Lead Free Tape and Reel: Add \#TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ |  |  |  |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
ELECTRICAL CHARACTERISTICS
The - denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=3.3 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SVIN | Signal Input Voltage Range |  |  | 2.625 |  | 5.5 | V |
| $\mathrm{V}_{\text {FB }}$ | Regulated Feedback Voltage | (Note 3) | $\bullet$ | 0.784 | 0.800 | 0.816 | V |
| $\mathrm{I}_{\text {FB }}$ | Voltage Feedback Leakage Current |  |  |  | 0.1 | 0.4 | $\mu \mathrm{A}$ |
|  | Reference Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 5.5V (Note 3) | $\bullet$ |  | 0.04 | 0.2 | \%/V |
| VLoADREG | Output Voltage Load Regulation | Measured in Servo Loop, $\mathrm{V}_{\text {ITH }}=0.36 \mathrm{~V}$ <br> Measured in Servo Loop, $\mathrm{V}_{\text {ITH }}=0.84 \mathrm{~V}$ | $\bullet$ |  | $\begin{gathered} 0.02 \\ -0.02 \end{gathered}$ | $\begin{gathered} \hline 0.2 \\ -0.2 \end{gathered}$ | \% |
| $\triangle \mathrm{V}_{\text {PGOOD }}$ | Power Good Range |  |  |  | $\pm 7.5$ | $\pm 9$ | \% |
| RPGOOD | Power Good Pull-Down Resistance |  |  |  | 120 | 200 | $\Omega$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Input DC Bias Current Active Current Sleep Shutdown | $\begin{aligned} & \text { (Note 4) } \\ & V_{\text {FB }}=0.78 \mathrm{~V}, V_{I T H}=1 \mathrm{~V} \\ & V_{\text {FB }}=1 \mathrm{~V}, V_{I T H}=0 \mathrm{~V} \\ & V_{\text {RUN }}=0 \mathrm{~V}, V_{\text {MODE }}=0 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 250 \\ 62 \\ 0.02 \end{gathered}$ | $\begin{gathered} 330 \\ 80 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathbb{N}}=3.3 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OSC }}$ | Switching Frequency <br> Switching Frequency Range | $\begin{aligned} & \text { Rosc }=309 \mathrm{k} \Omega \\ & \text { (Note 6) } \end{aligned}$ | $\begin{gathered} 0.88 \\ 0.3 \end{gathered}$ | 0.95 | $\begin{gathered} 1.1 \\ 4 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{f}_{\text {SYNC }}$ | SYNC Capture Range | (Note 6) | 0.3 |  | 4 | MHz |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET | $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ (Note 7) |  | 85 | 110 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of N-Channel FET | $\mathrm{I}_{\text {SW }}=-1 \mathrm{~A}($ Note 7) |  | 65 | 90 | $\mathrm{m} \Omega$ |
| limit | Peak Current Limit |  | 4 | 5.4 |  | A |
| VUVLO | Undervoltage Lockout Threshold |  | 2.375 | 2.500 | 2.625 | V |
| ILSW | SW Leakage Current | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| VRUN | RUN Threshold |  | 0.5 | 0.65 | 0.8 | V |
| I RUN | RUN/SS Leakage Current |  |  |  | 1 | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3412E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3412I is guaranteed to meet specified performance over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range.

Note 3: The LTC3412 is tested in a feedback loop that adjusts $V_{\text {FB }}$ to achieve a specified error amplifier output voltage ( $I_{T H}$ ).
Note 4: Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.
Note 5: $T_{J}$ is calculated from the ambient temperature $T_{A}$ and power dissipation as follows: LTC3412: $T_{J}=T_{A}+P_{D}\left(37.6^{\circ} \mathrm{C} / \mathrm{W}\right)$.
Note 6: 4 MHz operation is guaranteed by design and not production tested.
Note 7: Switch on resistance is guaranteed by design and test correlation in the UF package and by production test in the FE package.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMAOCE CHARACTERISTICS



## PIn functions (fevur Package)

SV IN (Pin 1/Pin 11): Signal Input Supply. Decouple this pin to SGND with a capacitor. Normally SV IN is equal to $\mathrm{PV}_{\text {IN }} . \mathrm{SV}_{\text {IN }}$ can be greater than $\mathrm{PV}_{\text {IN }}$ but keep the voltage difference between $\mathrm{SV}_{\text {IN }}$ and $\mathrm{PV}_{\text {IN }}$ less than 0.5 V .
PGOOD (Pin 2/Pin 12): Power Good Output. Open-drain logic output that is pulled to ground when the output voltage is not within $\pm 7.5 \%$ of regulation point.
$I_{\text {TH }}$ (Pin 3/Pin 13): Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Nominal voltage range for this pin is from 0.2 V to 1.4 V with 0.2 V corresponding to the zero-sense voltage (zero current).
$V_{\text {FB }}$ (Pin 4/Pin 14): Feedback Pin. Receives the feedback voltage from a resistive divider connected across the output.
$\mathbf{R}_{\mathbf{T}}$ (Pin 5/Pin 15): Oscillator Resistor Input. Connecting a resistor to ground from this pin sets the switching frequency.
SYNC/MODE (Pin 6/Pin 16): Mode Select and External Clock Synchronization Input. To select forced continuous, tie to $\mathrm{SV}_{\mathrm{IN}}$. Connecting this pin to avoltage between OV and 1 V selects Burst Mode operation with the burst clamp set to the pin voltage.

RUN/SS (Pin 7/Pin 1): Run Control and Soft-Start Input. Forcing this pin below 0.5 V shuts down the LTC3412. In shutdown all functions are disabled drawing $<1 \mu \mathrm{~A}$ of supply current. A capacitor to ground from this pinsets the ramp time to full output current.
SGND (Pin 8/Pin 2): Signal Ground. All small-signal components, compensation components and the exposed pad on the bottom side of the IC should connect to this ground, which in turn connects to PGND at one point.
PV IN (Pins 9, 16/Pins3, 10): Power Input Supply. Decouple this pin to PGND with a capacitor.

SW (Pins 10, 11, 14, 15/Pins 4, 5, 8, 9): Switch Node Connection to the Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

PGND (Pins 12, 13/Pins 6, 7): Power Ground. Connect this pin close to the $(-)$ terminal of $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$.
Exposed Pad (Pin 17/Pin 17): Signal Ground. Must be soldered to PCB for electrical connection and thermal performance.

## fUnCTIONAL BLOCK DIAGRAM



## OPGRATION

## Main Control Loop

The LTC3412 is a monolithic, constant-frequency, current mode step-down DC/DC converter. During normal operation, the internal top power switch (P-channel MOSFET) is turned on at the beginning of each clock cycle. Current in the inductor increases until the current comparator trips and turns off the top power MOSFET. The peak inductor current at which the current comparator shuts off the top power switch is controlled by the voltage on the $\mathrm{I}_{\mathrm{TH}}$ pin. The error amplifier adjusts the voltage on the $I_{T H}$ pin by comparing the feedback signal from a resistor divider on the $V_{\text {FB }}$ pin with an internal 0.8 V reference. When the load
current increases, it causes a reduction in the feedback voltage relative to the reference. The error amplifier raises the $I_{T H}$ voltage until the average inductor current matches the new load current. When the top power MOSFET shuts off, the synchronous power switch ( N -channel MOSFET) turns on until either the bottom current limit is reached or the beginning of the next clock cycle. The bottom current limit is set at -2A for forced continuous mode and OA for Burst Mode operation.
The operating frequency is set by an external resistor connected between the $R_{T}$ pin and ground. The practical switching frequency can range from 300 kHz to 4 MHz .

## operation

Overvoltage and undervoltage comparators will pull the PGOOD output low if the output voltage comes out of regulation by $\pm 7.5 \%$. In an overvoltage condition, the top power MOSFET is turned off and the bottom power MOSFET is switched on until either the overvoltage condition clears or the bottom MOSFET's current limit is reached.

## Forced Continuous Mode

Connecting the SYNC/MODE pin to SV ${ }_{\text {IN }}$ will disable Burst Mode operation and force continuous current operation. At light loads, forced continuous mode operation is less efficient than Burst Mode operation but may be desirable in some applications where it is necessary to keep switching harmonics out of a signal band. The output voltage ripple is minimized in this mode.

## Burst Mode Operation

Connecting the SYNC/MODE pin to a voltage between OV to 1 V enables Burst Mode operation. In Burst Mode operation, the internal power MOSFETs operate intermittently at light loads. This increases efficiency by minimizing switching losses. During Burst Mode operation, the minimum peak inductor current is externally set by the voltage on the SYNC/MODE pin and the voltage on the $I_{\text {TH }}$ pin is monitored by the burst comparator to determine when sleep mode is enabled and disabled. When the average inductor current is greater than the load current, the voltage on the $I_{T H}$ pin drops. As the $I_{T H}$ voltage falls below 150 mV , the burst comparator trips and enables sleep mode. During sleep mode, the top MOSFET is held off and the $I_{\text {TH }}$ pin is disconnected from the output of the error amplifier. The majority of the internal circuitry is also turned off to reduce the quiescent current to $62 \mu \mathrm{~A}$ while the load current is solely supplied by the output capacitor. When the output voltage drops, the $\mathrm{I}_{\text {TH }}$ pin is reconnected to the output of the error amplifier and the top power MOSFET along with all the internal circuitry is switched back on. This process repeats at a rate that is dependent on the load demand.

Pulse skipping operation can be implemented by connecting the SYNC/MODE pin to ground. This forces the burst clamp level to be at OV . As the load current decreases, the
peak inductor current will be determined by the voltage on the $I_{T H}$ pin until the $\mathrm{I}_{T H}$ voltage drops below 200 mV . At this point, the peak inductor current is determined by the minimum on-time of the current comparator. If the load demand is less than the average of the minimum on-time inductor current, switching cycles will be skipped to keep the output voltage in regulation.

## Frequency Synchronization

The internal oscillator of the LTC3412 can be synchronized to an external clock connected to the SYNC/MODE pin. The frequency of the external clock can be in the range of 300 kHz to 4 MHz . For this application, the oscillator timing resistor should be chosen to correspond to a frequency that is $25 \%$ lower than the synchronization frequency. During synchronization, the burst clamp is set to OV and each switching cycle begins at the falling edge of the external clock signal.

## Dropout Operation

When the input supply voltage decreases toward the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle eventually reaching $100 \%$ duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the internal P-channel MOSFET and the inductor.

## Low Supply Operation

The LTC3412 is designed to operate down to an input supply voltage of 2.625 V . One important consideration at low input supply voltages is that the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P channel and $N$-channel power switches increases. The user should calculate the power dissipation when the LTC3412 is used at $100 \%$ duty cycle with low input voltages to ensure that thermal limits are not exceeded.

## Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at duty cycles greater than $50 \%$. It is accomplished

## OPERATION

internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of $40 \%$. Normally, the maximum inductor peak current is reduced when slope compensation is added. In the LTC3412, however, slope compensation recovery is implemented to keep the maximum inductor peak current constant throughout the range of duty cycles. This keeps the maximum output current relatively constant regardless of duty cycle.

## Short-Circuit Protection

When the output is shorted to ground, the inductor current decays very slowly during a single switching cycle. To prevent current runaway from occurring, a secondary current limit is imposed on the inductor current. If the inductor valley current increases larger than 4.8A, the top power MOSFET will be held off and switching cycles will be skipped until the inductor current falls to a safe level.

## APPLICATIONS INFORMATION

The basic LTC3412 application circuit is shown in Figure 1. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {OUT }}$.

## Operating Frequency

Selection of the operating frequency is a tradeoff between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge and switching losses but requires larger inductance values and/or capacitance to maintain low output ripple voltage.
The operating frequency of the LTC3412 is determined by an external resistor that is connected between the $\mathrm{R}_{\top}$ pin and ground. The value of the resistor sets the ramp current that is used to charge and discharge an internal timing capacitor within the oscillator and can be calculated by using the following equation:

$$
\mathrm{R}_{\text {OSC }}=\frac{3.23 \cdot 10^{11}}{\mathrm{f}(\mathrm{~Hz})}(\Omega)-10 \mathrm{k} \Omega
$$

Although frequencies as high as 4 MHz are possible, the minimum on-time of the LTC3412 imposes a minimum limit on the operating duty cycle. The minimum on-time is typically 110 ns . Therefore, the minimum duty cycle is equal to $100 \cdot 110 \mathrm{~ns} \bullet f(\mathrm{~Hz})$.

## Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current $\Delta L_{L}$ increases with higher $\mathrm{V}_{\text {IN }}$ and decreases with higher inductance.

$$
\Delta L_{L}=\left[\frac{V_{\text {OUT }}}{f L}\right]\left[1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right]
$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor.
A reasonable starting point for selecting the ripple current is $\Delta I_{L}=0.4\left(l_{\mathrm{MAX}}\right)$. The largest ripple current occurs at the highest $\mathrm{V}_{\mathrm{IN}}$. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$
L=\left(\frac{V_{\text {OUT }}}{f \Delta \|_{L(M A X)}}\right)\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN(MAX) }}}\right)
$$

The inductor value will also have an effect on Burst Mode operation. The transition from low current operation begins when the peak inductor current falls below a level set by the burst clamp. Lower inductor values result in higher ripple current which causes this to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.

## APPLICATIONS InFORMATION

## Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite, mollypermalloy, or Kool $\mathrm{M} \mu^{\circledR}$ cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price vs size requirements and any radiated field/EMI requirements. New designs for surface mount inductors are available from Coiltronics, Coilcraft, Toko and Sumida.

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ Selection

The input capacitance, $\mathrm{C}_{\mathrm{IN}}$, is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by:

$$
I_{\text {RMS }}=I_{\text {OUT }}(\mathrm{MAX}) \frac{V_{\text {OUT }}}{V_{\text {IN }}} \sqrt{\frac{V_{\text {IN }}}{V_{\text {OUT }}}-1}
$$

This formula has a maximum at $\mathrm{V}_{I N}=2 \mathrm{~V}_{\text {OUT }}$, where $\mathrm{I}_{\mathrm{RMS}}$ $=I_{\text {Out }} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not
offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of $\mathrm{C}_{0 \text { ut }}$ is determined by the effective series resistance (ESR) that is required to minimize voltage ripple and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section. The output ripple, $\Delta \mathrm{V}_{\text {OUT }}$, is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \leq \Delta \mathrm{I}_{\mathrm{L}}\left(\mathrm{ESR}+\frac{1}{8 \mathrm{fC}_{\text {OUT }}}\right)
$$

The output ripple is highest at maximum input voltage since $\Delta I_{L}$ increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high $Q$ of ceramic capacitors with trace inductance can also lead to significant ringing.

## Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and

## APPLICATIONS INFORMATION

the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $V_{\text {IN }}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$ large enough to damage the part.

## Output Voltage Programming

The output voltage is set by an external resistive divider according to the following equation:

$$
V_{\text {OUT }}=0.8 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

The resistive divider allows the $\mathrm{V}_{\text {FB }}$ pin to sense a fraction of the output voltage as shown in Figure 2.


Figure 2. Setting the Output Voltage

## Burst Clamp Programming

If the voltage on the SYNC/MODE pin is less than $\mathrm{V}_{\text {IN }}$ by 1 V , Burst Mode operation is enabled. During Burst Mode operation, the voltage on the SYNC/MODE pin determines the burst clamp level which sets the minimum peak inductor current, IBURST, for each switching cycle according to the following equation:

$$
\mathrm{I}_{\text {BURST }}=\left(\mathrm{V}_{\text {BURST }}-0.2 \mathrm{~V}\right)\left(\frac{3.75 \mathrm{~A}}{0.8 \mathrm{~V}}\right)
$$

$V_{\text {BURST }}$ is the voltage on the SYNC/MODE pin. I BURST can be programmed in the range of 0 A to 3.75 A . For values of $V_{\text {BURST }}$ greater than 1 V , $\mathrm{I}_{\text {BURST }}$ is set at 3.75 A . For values of $\mathrm{V}_{\text {BURST }}$ less than $0.2 \mathrm{~V}, \mathrm{I}_{\text {BURST }}$ is set at 0 A . As the output load current drops, the peak inductor current decreases to keep the output voltage in regulation. When the output load current demands a peak inductor current that is less than $I_{\text {BURST }}$, the burst clamp will force the peak inductor
current to remain equal to $I_{\text {BURST }}$ regardless of further reductions in the load current. Since the average inductor current is greater than the output load current, the voltage on the $\mathrm{I}_{\text {TH }}$ pin will decrease. When the $\mathrm{I}_{\mathrm{TH}}$ voltage drops to 150 mV , sleep mode is enabled in which both power MOSFETs are shut off along with most of the circuitry to minimize power consumption. All circuitry is turned back on and the power MOSFETs begin switching again when the output voltage drops out of regulation. The value for I BURST is determined by the desired amount of output voltage ripple. As the value of IBURST increases, the sleep period between pulses and the output voltage ripple increase. The burst clamp voltage, $\mathrm{V}_{\text {BURST }}$, can be set by a resistor divider from the $V_{\text {FB }}$ pin to the $\operatorname{SGND}$ pin as shown in Figure 1.

Pulse skipping, which is a compromise between low output voltage ripple and efficiency, can be implemented by connecting the SYNC/MODE pinto ground. This sets I BURST to OA. In this condition, the peak inductor current is limited by the minimum on-time of the current comparator, and the lowest output voltage ripple is achieved while still operating discontinuously. During very light output loads, pulse skipping allows only a few switching cycles to be skipped while maintaining the output voltage in regulation.

## Frequency Synchronization

The LTC3412's internal oscillator can be synchronized to an external clock signal. During synchronization, the top MOSFET turn-on is locked to the falling edge of the external frequency source. The synchronization frequency range is 300 kHz to 4 MHz . Synchronization only occurs if the external frequency is greater than the frequency set by the external resistor. Because slope compensation is generated by the oscillator's RC circuit, the external frequency should be set $25 \%$ higher than the frequency set by the external resistor to ensure that adequate slope compensation is present.

## Soft-Start

The RUN/SS pin provides a means to shut down the LTC3412 as well as a timer for soft-start. Pulling the RUN/SS pin below 0.5V places the LTC3412 in a low quiescent current shutdown state $\left(\mathrm{I}_{Q}<1 \mu \mathrm{~A}\right)$.

## APPLICATIONS InFORMATION

The LTC3412 contains an internal soft-start clamp that gradually raises the clamp on $I_{T H}$ after the RUN/SS pin is pulled above 2 V . The full current range becomes available on $\mathrm{I}_{\text {TH }}$ after 1024 switching cycles. If a longer soft-start period is desired, the clamp on $I_{T H}$ can be set externally with a resistor and capacitor on the RUN/SS pin as shown in Figure 1. The soft-start duration can be calculated by using the following formula:

$$
\mathrm{t}_{S S}=\mathrm{R}_{S S} \mathrm{C}_{S S} \ln \left(\frac{\mathrm{~V}_{\mathbb{I N}}}{\mathrm{V}_{\mathbb{N}}-1.8 \mathrm{~V}}\right) \text { (Seconds) }
$$

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:
Efficiency = 100\% - (L1 + L2 + L3 + ...)
where $\mathrm{L} 1, \mathrm{~L} 2$, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses: $\mathrm{V}_{\text {IN }}$ quiescent current and $I^{2} \mathrm{R}$ losses.
The $\mathrm{V}_{\text {IN }}$ quiescent current loss dominates the efficiency loss at very low load currents whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence.

1. The $\mathrm{V}_{\text {IN }}$ quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge dQ moves from $\mathrm{V}_{\text {IN }}$ to ground. The resulting $\mathrm{dQ} / \mathrm{dt}$ is the current out of $\mathrm{V}_{\text {IN }}$ that is typically larger than the $D C$ bias current. In continuous mode, $I_{G A T E C H G}=f\left(Q_{T}+Q_{B}\right)$ where $Q_{T}$ and $Q_{B}$ are the gate charges of the internal top and bottom
switches. Both the DC bias and gate charge losses are proportional to $\mathrm{V}_{\mathrm{IN}}$ and thus their effects will be more pronounced at higher supply voltages.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $R_{S W}$ and external inductor $R_{L}$. In continuous mode the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $R_{D S(O N)}$ and the duty cycle (DC) as follows:

$$
R_{S W}=\left(R_{D S(O N) T O P}\right)(D C)+\left(R_{D S(O N) B O T}\right)(1-D C)
$$

The $R_{D S(O N)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain I ${ }^{2}$ R losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current.

Other losses including $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ ESR dissipative losses and inductor core losses generally account for less than $2 \%$ of the total loss.

## Thermal Considerations

In most applications, the LTC3412 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3412 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both power switches will be turned off and the SW node will become high impedance.
To avoid the LTC3412 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
\mathrm{T}_{\mathrm{R}}=\left(\mathrm{P}_{\mathrm{D}}\right)\left(\theta_{\mathrm{JA}}\right)
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.

## APPLICATIONS INFORMATION

The junction temperature, $T_{\mathrm{J}}$, is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{A}$ is the ambient temperature.
As an example, consider the LTC3412 in dropout at an input voltage of 3.3 V , a load current of 2.5 A and an ambient temperature of $70^{\circ} \mathrm{C}$. From the typical performance graph of switch resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P channel switch at $70^{\circ} \mathrm{C}$ is approximately $97 \mathrm{~m} \Omega$. Therefore, power dissipated by the part is:

$$
P_{D}=\left(\mathrm{I}_{\mathrm{LOAD}}{ }^{2}\right)\left(\mathrm{R}_{\mathrm{DS}(O \mathrm{O})}\right)=(2.5 \mathrm{~A})^{2}(97 \mathrm{~m} \Omega)=0.61 \mathrm{~W}
$$

For the TSSOP package, the $\theta_{\mathrm{JA}}$ is $37.6^{\circ} \mathrm{C} / \mathrm{W}$. Thus the junction temperature of the regulator is:

$$
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+(0.61 \mathrm{~W})\left(37.6^{\circ} \mathrm{C} / \mathrm{W}\right)=93^{\circ} \mathrm{C}
$$

which is below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ( $\left.\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$.

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to $\Delta l_{\text {LOAD }}(E S R)$, where ESR is the effective series resistance of COUT. $\Delta l_{\text {LOAD }}$ also begins to charge or discharge $\mathrm{C}_{0 \text { UT }}$ generating a feedback error signal used by the regulator to return $\mathrm{V}_{\text {OUT }}$ to its steady-state value. During this recovery time, Vout can be monitored for overshoot or ringing that would indicate a stability problem. The ITH pin external components and output capacitor shown in Figure 1 will provide adequate compensation for most applications.

## Design Example

As a design example, consider using the LTC3412 in an application with the following specifications: $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to $4.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}(\mathrm{MAX})=2.5 \mathrm{~A}, \mathrm{I}_{\text {OUT }}$ (MIN $)=10 \mathrm{~mA}, f$ $=1 \mathrm{MHz}$. Because efficiency is important at both high and low load current, Burst Mode operation will be utilized.

First, calculate the timing resistor:

$$
\mathrm{R}_{\text {OSC }}=\frac{3.23 \cdot 10^{11}}{1 \cdot 10^{6}}-10 \mathrm{k}=313 \mathrm{k}
$$

Use a standard value of 309k. Next, calculate the inductor value for about $40 \%$ ripple current at maximum $V_{\text {IN }}$ :

$$
\mathrm{L}=\left(\frac{2.5 \mathrm{~V}}{(1 \mathrm{MHz})(\mathrm{AA})}\right)\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=1.01 \mu \mathrm{H}
$$

Using a $1 \mu \mathrm{H}$ inductor, results in a maximum ripple current of:

$$
\Delta \mathrm{I}_{\mathrm{L}}=\left(\frac{2.5 \mathrm{~V}}{(1 \mathrm{MHz})(1 \mu \mathrm{H})}\right)\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=1.01 \mathrm{~A}
$$

Cout will be selected based on the ESR that is required to satisfy the output voltage ripple requirement and the bulk capacitance needed for loop stability. In this application, two tantalum capacitors will be used to provide the bulk capacitance and a ceramic capacitor in parallel to lower the total effective ESR. For this design, two 100 $\mu$ F tantalum capacitors in parallel with a 10 H ceramic capacitor will be used. $\mathrm{C}_{\mathrm{IN}}$ should be sized for a maximum current rating of:

$$
\mathrm{I}_{\mathrm{RMS}}=(2.5 \mathrm{~A})\left(\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right) \sqrt{\frac{4.2 \mathrm{~V}}{2.5 \mathrm{~V}}-1}=1.23 \mathrm{~A}_{\mathrm{RMS}}
$$

Decoupling the $P V_{\text {IN }}$ and $\mathrm{SV}_{\text {IN }}$ pins with a $22 \mu \mathrm{~F}$ ceramic capacitor and a $220 \mu \mathrm{~F}$ tantalum capacitor is adequate for most applications.
The burst clamp and output voltage can now be programmed by choosing the values of R1, R2 and R3. The voltage on the MODE pin will be set to 0.32 V by the resistor divider consisting of R2 and R3. A burst clamp voltage of 0.32 V will set the minimum inductor current, I IBURST, as follows:

$$
\mathrm{I}_{\mathrm{BURST}}=(0.32 \mathrm{~V}-0.2 \mathrm{~V})\left(\frac{3.75 \mathrm{~V}}{0.8 \mathrm{~V}}\right)=563 \mathrm{~mA}
$$

## APPLICATIONS INFORMATION

If we set the sum of R2 and R3 to 185k, then the following equations can be solved:

$$
\begin{aligned}
& R 2+\mathrm{R} 3=185 \mathrm{k} \\
& 1+\frac{\mathrm{R} 2}{\mathrm{R} 3}=\frac{0.8 \mathrm{~V}}{0.32 \mathrm{~V}}
\end{aligned}
$$

The last two equations shown result in the following values for $R 2$ and $R 3$ : $R 2=110 k, R 3=75 k$. The value of R1 can now be determined by solving the equation shown below:

$$
\begin{aligned}
& 1+\frac{\mathrm{R} 1}{185 \mathrm{k}}=\frac{2.5 \mathrm{~V}}{0.8 \mathrm{~V}} \\
& \mathrm{R} 1=393 \mathrm{k}
\end{aligned}
$$

A value of 392 k will be selected for R1. Figure 4 shows the complete schematic for this design example.

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3412. Check the following in your layout.


Top Side

1. A ground plane is recommended. Ifa ground plane layer is not used, the signal and power grounds should be segregated with all small-signal components returning to the SGND pin at one point which is then connected to the PGND pin close to the LTC3412. The exposed pad should be connected to SGND.
2. Connect the (+) terminal of the input capacitor(s), $\mathrm{C}_{\mathrm{IN}}$, as close as possible to the $\mathrm{PV}_{\mathrm{IN}}$ pin. This capacitor provides the AC current into the internal power MOSFETs.
3. Keep the switching node, SW, away from all sensitive small-signal nodes.
4. Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. You can connect the copper areas to any DC net ( $\mathrm{PV}_{\text {IN }}, S \mathrm{SV}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$, PGND, SGND, or any other DC rail in your system).
5. Connect the $\mathrm{V}_{\text {FB }}$ pin directly to the feedback resistors. The resistor divider must be connected between $\mathrm{V}_{\text {OUT }}$ and SGND.


Bottom Side

Figure 3. LTC3412 Layout Diagram

LTC3412

## APPLICATIONS INFORMATION


*TOKO D62CB A920CY-1ROM
**SANYO POSCAP 4TPB100M
†TAIYO YUDEN LMK325BJ106MN t†SANYO POSCAP 2R5TPC220M

Figure 4. Single Lithium-Ion to 2.5V, 2.5A Regulator at 1MHz, Burst Mode Operation Using POSCAPs

TYPICAL APPLICATIONS
2.5V, 2.5A Regulator Using All Ceramic Capacitors

1.8V, 2.5A Step-Down Regulator at 1MHz, Burst Mode Operation

*SUMIDA CR431RO
**AVX 12066D226MAT
**AVX 12066D226MAT

## TYPICAL APPLICATIONS

2.5V, 2.5A Low Output Noise Regulator at 2 MHz

*VISHAY DALE IHLP-2525CZ-01 0.47
**TDK C4532X5R0J107M

Efficiency vs Load Current 2MHz, Low Noise


TYPICAL APPLICATIONS
3.3V, 2.5A Step-Down Regulator at 1MHz, Forced Continuous Mode Operation


Lithium-Ion to 3.3V, Single Inductor Buck-Boost Converter


## PACKAGE DESCRIPTION

## FE Package

16-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG \# 05-08-1663)
Exposed Pad Variation BA

recommended solder pad layout


NOTE:

1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN $\frac{\text { MILLIMETERS }}{(\text { INCHES }}$
3. DRAWING NOT TO SCALE

4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.150 mm (.006") PER SIDE

UF Package 16-Lead Plastic QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1692)


## TYPICAL APPLICATION

### 2.5V, 2.5A Step-Down Regulator Synchronized to 1.25MHz



## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1701/LTC1701B | 700 mA (Iout), 1MHz Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5V, B Version: Burst Mode Defeat, ThinSOT ${ }^{\text {TM }}$ |
| LTC1772/LTC1772B | Constant 550kHz Current Mode Step-Down DC/DC Controller | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 9.8V, $94 \%$ Efficiency, $100 \%$ Duty Cycle, ThinSOT |
| LTC1773 | Constant Frequency 550kHz Step-Down DC/DC Controller | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to $8.5 \mathrm{~V}, 95 \%$ Efficiency, $\mathrm{V}_{\text {OUT }}$ from 0.8 V to $\mathrm{V}_{\text {IN }}$, MSOP-10 |
| LTC1875 | 1.5A (Iout), 500kHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to 6V, 95\% Efficiency, PLL, SSOP-16 |
| LTC1877 | 600 mA (lout), 500 kHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to 10V, $95 \%$ Efficiency, MSOP-8 |
| LTC1878 | 600mA (lout), 550kHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to 6V, 95\% Efficiency, MSOP-8 |
| LTC1879 | 1.2 A (Iout), 550 kHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to 10V, 95\% Efficiency, SSOP-16 |
| LTC3404 | 600 mA (Iout), 1.4MHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to 6V, 95\% Efficiency, MSOP-8 |
| LTC3405A | 300 mA (Iout), 1.5MHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to 6V, 96\% Efficiency, ThinSOT Package |
| LTC3406/LTC3406B | 600 mA (Iout), 1.5 MHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V , $95 \%$ Efficiency, ThinSOT, B Version: Burst Mode Defeat |
| LTC3411 | 1.25A (Iout), 4MHz Synchronous Step-Down Converter | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5V, 95\% Efficiency, MSOP-10 |

ThinSOT is a trademark of Linear Technology Corporation.

